Diversity: A Design Goal for Heterogeneous Processors

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design Methodology for Low Power Heterogeneous Reconfigurable Digital Signal Processors

Wireless communication systems represent one of the largest consumer electronic markets, and the digital components in these systems provide the most challenge for digital designers. The wireless digital designs need to provide not only high performance, but also low power usage and small form-factor. Recent wireless applications add a new metric, flexibility, into the implementation requiremen...

متن کامل

A Static Scheduling Heuristic for Heterogeneous Processors

17 SCHEDULING AND LOAD BALANCING This paper presented a static scheduling heuristic called best-imaginary-level(BIL) scheduling for heterogeneous processors. The input graph is an acyclic precedence graph, where a node has diierent execution times on diierent processors. The static level of a node, or BIL, incorporates the eeect of interprocessor communication (IPC) overhead and processor heter...

متن کامل

A Framework for Simulating Heterogeneous Virtual Processors

This paper examines the layered software modules of a heterogeneous multiprocessor simulator and debugger, and the design patterns that span these modules. Lucent’s LUxWORKS simulator and debugger works with multiple processor architectures. Its modeling infrastructure, processor models, processor monitor / control, hardware control, vendor simulator interface and Tcl/Tk extension layers are sp...

متن کامل

investigating the feasibility of a proposed model for geometric design of deployable arch structures

deployable scissor type structures are composed of the so-called scissor-like elements (sles), which are connected to each other at an intermediate point through a pivotal connection and allow them to be folded into a compact bundle for storage or transport. several sles are connected to each other in order to form units with regular polygonal plan views. the sides and radii of the polygons are...

Shared Memory Abstractions for Heterogeneous Multicore Processors

We are now seeing diminishing returns from classic single-core processor designs, yet the number of transistors available for a processor is still increasing. Processor architects are therefore experimenting with a variety of multicore processor designs. Heterogeneous multicore processors with Explicitly Managed Memory (EMM) hierarchies are one such experimental design which has the potential f...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Computer Architecture Letters

سال: 2016

ISSN: 1556-6056

DOI: 10.1109/lca.2015.2499739